

WHAT IS CLAIMED IS:

Sub
a3

1. A device for fault testing in a microprocessor chip comprising:

5 a test unit having a first reference signature representing faults at a first frequency;

a loading unit for receiving and outputting masking data; and

10 a masking unit coupled to the loading unit, the masking unit generating a second reference signature based on the masking data and scanning data from a scan string in the chip, wherein the second reference signature replaces the first reference signature such that the test unit represents faults at a second frequency.

15 2. The device for fault testing of claim 1 further comprising a file unit connected between the output of the loading unit and the input of the masking unit, the file unit feeds back the masking data to the loading unit for saving a reloading time after the testing.

20 3. The device for fault testing of claim 2, wherein the file unit further comprises multiple latches, wherein the number of latches of the file unit is equal to or greater than latches in the scan string on the chip.

Sub
a3

latch in the scan string for identifying a location and a test frequency of the failing latch.

10. The device for fault testing of claim 1, wherein the masking unit includes an AND gate.

5 11. The device for fault testing of claim 1, wherein the loading unit is a multiplexor.

12. A method for fault testing in a microprocessor chip comprising the steps of:

generating a first reference signature which represents faults at a first test frequency;

testing the first reference signature with a target signature;

identifying a failing pattern if the first reference signature is not equal to the target signature;

masking the failing pattern based on masking data and scanning data from a scan string in the chip; and

replacing the first reference signature by a second reference signature which represents a fault at a second test frequency.

20 13. The method for fault testing in a microprocessor chip of claim 12, wherein the step of masking the failing

Sub
a3

pattern further comprises the step of withholding the masking data for saving a loading time during the testing.

5 14. The method for fault testing in a microprocessor chip of claim 13, wherein the step of masking the failing pattern further comprises the step of shifting bit-by-bit for matching the reference signature with the target signature.

10 15. The method for fault testing in a microprocessor chip of claim 13, wherein the step of masking the failing pattern further comprises the step of assigning a given value for a failing pattern for identifying a location and a test frequency of the failing pattern.

15 16. The method for fault testing in a microprocessor chip of claim 12, wherein the step of masking the failing pattern further comprises the step of feeding back the masking data for saving a reloading time after the testing.

20 17. The method for fault testing in a microprocessor chip of claim 12, wherein the step of masking the failing pattern further comprises the step of exclusively performing the testing to a predetermined latch.

add
a3